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Abstract 
We propose an algorithm based on a 
framework of reconfigurable multiple scan 
chains for system-on-chip to minimize test 
application time. For the framework, the 
control signal combination causes the 
computing time increasing exponentially. The 
algorithm we proposed introduces a heuristic 
control signal selecting method to solve this 
problem. We also minimize the test 
application time by using the balancing 
method to assign registers into multiple scan 
chains. It could show significant reductions in 
test application times and computing times. 
 
I.  Introduction 
For testing a System-on-Chip (SOC), it 
requires a test wrapper for each core, internal 
scan registers within each core, and a test access 
mechanism (TAM) [1]. The test wrapper is 
comprised of a standard cell at each core input 
and output that enables isolation of the core from 
the SOC for testing independently. The internal 
scan registers are designed for the necessary 
Design-For-Testablity (DFT) by the core 
providers. TAM is a mechanism to transport test 
data (test patterns as well as responses) and test 
control signals between SOC pins and core I/O 
and internal scan chains. The scan-based testing 
methodology needs high test application time 
because scan requires test data to be shifted in 
and out by one or more scan chains. The recent 
approaches to minimize test application time 
include [2], [3], and [4]. 
Our algorithm is based on a framework for 
scan chain design proposed in [5]. For the 
framework of Reconfigurable Multiple Scan 
Chains, the computing time is increasing 
exponentially with the number of control signals. 
So we propose an algorithm for the control 
signal selection to reduce the control signal 
space. Further the computing time can be 
reduced. We also modified the registers 
assignment to more balancing way to reduce the 
test application time. 
The rest of the paper is organized as follows. 
In Section 2 we introduce the reconfigurable 
scan chain model and define the problem. The 
algorithm of control signal selection is presented 
in Section 3 and the modified registers 
assignment is presented in Section 4. Section 5 is 
the experimental results and Section 6 is 
Conclusion. 
 
II.  Model of Reconfigurable Scan 
Chain 
Cores from providers are included necessary 
DFT to be integrated as a SOC by system 
integrators. The cores are prepared with internal 
scan chains and test vectors for each different 
core. The SOC integrators just saw the terminals 
of the I/O and the internal scan chains. That 
allowed integrators to insert a wrapper cell to 
each input and output. Further more, all the 
wrappers and internal scan chains would be 
assigned into one or several scan chains of TAM 
and the test vectors needed to be recombined 
based on the assignment. Reconfigurable 
Multiple Scan Chains are one kind of 
architectures to construct the scan chains. The 
following figure 1 is an example of SOC using 
Reconfigurable Multiple Scan Chains. 
 
 
Figure 1: An example of reconfigurable scan 
chain design 
 
In Figure 1, the SOC contents two cores, 
Core A and Core B. There are two scan chains. 
SC1 contains 3 input wrappers, the internal scan 
chain of 4 flip-flops of Core A, the internal scan 
chain of 5 flip-flops and 2 output wrappers of 
Core B. SC2 contains 3 input wrappers, 3 
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flip-flops internal scan chain of Core B, 4 output 
wrappers of Core A and a output wrapper of 
Core B. Both scan chains are reconfigurable by 
using the 2-to-1 multiplexers controlled by 
signal Ctrl. Two cores are tested concurrently. 
The scan chains are reconfigurable by the Ctrl 
signal and the multiplexers that are capable to 
bypass Core A. 
A SOC contents many cores. Let n denote 
the number of cores in the SOC, each with a 
distinct test length, and let C = (C1, C2, …, Cn) 
denote the cores ordered in terms of strictly 
increasing test lengths. If two cores have the 
equal test lengths, they can be treated as a single 
core. Let L = (L1, L2, …, Ln) denote the test 
lengths in the set C. By the definition, L1 < L2 
< … < Ln. 
In overlapped test application scheme, the 
test for a SOC consists a sequence of test 
sessions. In each session, test patterns are 
simultaneously applied to a subset of cores in the 
SOC until the test set for one core is exhausted. 
For an example in Figure 1, C = (C1=core A, 
C2=Core B), L = (30, 100). In the first test 
session, L1 = 30 test patterns are applied to both 
cores. The test set for C1 is exhausted at the end 
of TS1. In the next test session, there are only 
L2 — L1 = 70 test patterns are applied to C2. 
So, if there are n cores in the SOC, there are n 
test sessions as a test schedule (TS1, TS2, …, 
TSn). 
Let CCi denote the chain cycle under the test 
session TSi which is the minimum number of 
clocks required to shift in bits of a test vector in 
and to shift out test responses captured in the 
chains. Because of the control signals Ctrls and 
the MUX, the every shift cycle CCi for test 
session TSi may not be the same. For an 
example in Figure 1, two cores mean two test 
sessions. For the TS1, CC1=12. After applying 
30 test patterns, core A is exhausted, so next 70 
test patterns would content the don’t-care bits for 
core A if we ignore the MUXs. It would increase 
the test application time. If we active the Ctrl 
with the MUXs at the end of TS1, all the 
wrappers and internal scan chains for the core A 
are bypass. The CC2 would change to 6 for TS2. 
That would decrease the test application time. 
In the reconfigurable multiple scan chains, 
the control signals are defined that once a control 
signal is activated it remains active until the last 
test session and the signals could be activated at 
the end of test sessions only. Let Ctrli denote the 
control signal activated at the end of TSi. Once 
Ctrli is activated, it is possible to bypass the 
registers in core C1, C2, …, Ci. The ideal 
number of control signals is n-1 which means 
there is a control signal activated at the end of 
every test sessions besides the last test session. 
But the more Ctrls would increase the routing 
area since the MUXs is small. And replacing two 
Ctrls could have one more scan chain. So the 
number of control signals, say t, must be limited. 
The total test time τ for a given multiple 
scan chain configuration is the sum of each test 
session. The total test time is given by 
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where L0 = 0. 
CCi means the shift cycle of TSi. If there is not 
having a control signal activated at the end of 
TSi-1, CCi for TSi is equal to CCi-1 for TSi-1. 
Since the scan chains are not reconfigured. 
 
III.   Control Signal Selection 
The number of control signals, say t, is 
limited so that we must choose which Ctrl would 
active to make total test time minimum. Trying 
each choice needs a lot of computing time and 
computing time would increase exponentially by 
t. We propose an algorithm for selecting the 
control signals. 
First we initial the Control Signal Selected 
Table (CSST). CSST = (CS1=0, CS2=0, …, 
CSn-1=0), 0 denote not selected. For an example, 
the SOC with 4 cores would initial CSST = (0, 0, 
0). Second we build a 1 × n matrix, named TSP, 
each element represent the number of test 
patterns for each test session which is 1−− ii LL . 
Then we build another n × 1 matrix, named 
CSC, each element represent the minimum shift 
cycle for the single core with the TAM width w 
for the SOC. For the 
example, 1082015=TSP ,  
 
 
 
 
 
 
 
 
 
We multiply the two matrixes as a data matrix, 
say M, for calculating which control signal 
would be chosen. In the data matrix, each 
element means the cycles for the session. For the 
example, CSC × TSP is showing in Figure 2. 
Based on the data matrix, we can build an array, 
named S, represent the cycles decreased if the 
Ctrl is chose. S = (S1, S2, …, St). The element 
in S is calculated as following: 
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Sm is the maximum number in S and represent 
for choosing Ctrlm. Then we update the 
elements summed by Sm in M to 0 and set the 
CSSTm to 1. After choosing the first signal, we 
can repeat calculating S and updating M for 
choosing next signal until t signals are chose. 
For the example in Figure 2, we assume t=2. S = 
(456, 360, 360). So we set CSST1=1 and 
updating M. M after updating is showing in 
Figure 3. Based M after updating, S is calculated 
again as S = (0, 144, 240). So we set CSST3=1. 
Two control signals are chose. 
 
 
Figure 2, the example of a data matrix. 
 
 
 
Figure 3, the updating after choosing Ctrl1. 
The algorithm above for control signal 
selection is roughly approaching the best choice. 
Here we propose a parameter to increasing the 
accuracy, say p. we would choose t + p control 
signals as the new control signal space. Because 
the number of elements in control signal space is 
decreasing, the computing time for all the 
choices is decreasing by the user defined 
parameter p. The table contented every choice 
with t control signals in the new space is built 
for the registers assignment. Each choice would 
go though the registers assignment once to find 
the best solution. The registers assignment is 
presented in next Section. 
 
IV.   Registers Assignment 
The registers would be reassigned and 
computed test cycles for each control signal 
choices. For the registers assignment, the cores 
in the later test session would be assigned first. 
Because the registers in the later test session 
would not be bypass by Ctrl early and the 
patterns would be applied to the registers to the 
end. So the test session order set for register 
assignment is (TSn, TSn-1, …, TS1). 
Considering the numbers of control signals, t 
controls would divide the test sessions into t+1 
blocks. Each block may contain one or several 
test sessions. There is no control signal would be 
activated during the same block. In other words, 
the register assignment would not change for 
each test session in the same block. So we can 
treat the cores in the same block as a single core 
and assign the registers to the minimum shift 
cycles. 
For each block, first we assign the internal 
scan chains into the given TAM width as 
decreasing orders. Next we assign bi-direct 
registers, inputs and output. The purpose is 
making the test process during the same block 
would be balanced. That makes the shift cycles 
for the block minimum and the total test 
application time can be decreased. The algorithm 
is presented in Algorithm 1. After calculate 
every choice, the solution for t control signals 
would be recorded in BestAns. 
 
 
V. Experimental Results 
For serial test schedules, each Core in a SOC 
is needed a control signal for switching TAM to 
each different Cores. For TAM width is 16 to a 
SOC with 10 cores, it needs 16×2+10=42 pins 
for the testing process. Based on reconfigurable 
multiple scan chains of the parallel test 
schedules, the number of control signals is 
limited as a constraint. For the same SOC with 
10 cores, set t, the number of control signals, to 
6. Then the TAM width could increase to 18. It 
can be said as a trade-off between the TAM 
width and the number of control signals. 
To evaluate the proposed method we have 
simulated the ITC02 SOC test benchmarks [6]. 
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In Table 1 we compare the test times of four 
SOC benchmarks using different test scheduling 
approaches: (1) the Test Bus Architecture 
optimization method base on ILP and exhaustive 
enumeration in [7], (2) the generalized 
rectangle-packing-based optimization (GRP) in 
[8], (3) the cluster-based TestRail Architecture 
optimization in [9], (4) a test time reduction 
algorithm for TestRail Architecture in [10]. The 
numbers after the SOC names represent the 
number of cores each SOC included. For 
example, d695(10) means there are 10 cores in 
SOC d695. W represents TAM width and PINs 
represents the total pins for the test scheduling 
comparing to W. For the proposed part, t is the 
number of control signals that is used, SCs 
means the number of scan chains is used after t 
is decided and cycles represents the test 
application time for the choice of t and SCs. 
In the experimental results for the four SOCs, 
we can find a common characteristic. Our 
method is performed well for the situations when 
the SOCs are tested with the few TAM width. 
With the less TAM width, our method could save 
the control signals and changed into more scan 
chains. As more cores embedded in the SOC, the 
better performance for our method. 
 
Table 1, Comparison of test time among 
different test scheduling methods 
 
 
 
VI.   Conclusions 
In the paper, we have proposed an effective 
and efficient algorithm based on the framework 
of Reconfigurable Multiple Scan Chains to solve 
core-based SOC schedule problem. In our 
algorithm, the computing time is decreased by 
the Control Signal Selection and the Registers 
Assignment is simplified by the blocks divided 
by the control signals. The algorithm is 
performed well for the SOC with a large number 
of cores embedded and tested by few pins. 
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